All
Search
Images
Videos
Shorts
Maps
News
More
Shopping
Flights
Travel
Notebook
Report an inappropriate content
Please select one of the options below.
Not Relevant
Offensive
Adult
Child Sexual Abuse
Hardware Design Flow
What Is
Synthesis in VLSI
HLS Compiler
High-Level Synthesis
Research Papers
NPTEL
VLSI Synthesis
C-To-Rtl
Clock Tree
Synthesis in VLSI
FPGA Design Flow
Synthesis in VLSI
Physical Design
Flow
Synthesis
VHDL
High-Level
Synthesis Book
Physical Design VLSI
Latest Videos
High-Level
Synthesis Examples
VLSI
Basics
ASIC Design Flow
Dvfs
High-Level
Synthesis
Physical Aware Synthesis
Flow in Genus
High Level
Synthesis Tools
Physical Design Playlist YouTube
High-Level
Synthesis Challenges
High-Level Synthesis
vs RTL
High-Level
Synthesis Tutorial
High-Level
Synthesis FPGA
SystemC
Verilog
Length
All
Short (less than 5 minutes)
Medium (5-20 minutes)
Long (more than 20 minutes)
Date
All
Past 24 hours
Past week
Past month
Past year
Resolution
All
Lower than 360p
360p or higher
480p or higher
720p or higher
1080p or higher
Source
All
Dailymotion
Vimeo
Metacafe
Hulu
VEVO
Myspace
MTV
CBS
Fox
CNN
MSN
Price
All
Free
Paid
Clear filters
SafeSearch:
Moderate
Strict
Moderate (default)
Off
Filter
Hardware Design Flow
What Is
Synthesis in VLSI
HLS Compiler
High-Level Synthesis
Research Papers
NPTEL
VLSI Synthesis
C-To-Rtl
Clock Tree
Synthesis in VLSI
FPGA Design Flow
Synthesis in VLSI
Physical Design
Flow
Synthesis
VHDL
High-Level
Synthesis Book
Physical Design VLSI
Latest Videos
High-Level
Synthesis Examples
VLSI
Basics
ASIC Design Flow
Dvfs
High-Level
Synthesis
Physical Aware Synthesis
Flow in Genus
High Level
Synthesis Tools
Physical Design Playlist YouTube
High-Level
Synthesis Challenges
High-Level Synthesis
vs RTL
High-Level
Synthesis Tutorial
High-Level
Synthesis FPGA
SystemC
Verilog
17:55
VLSI Synthesis Explained: From RTL to Gate-Level Netlist in 17 Minutes
283 views
4 months ago
YouTube
VLSI Learn With Fun
37:43
VLSI Design [Module 02 - Lecture 08] High Level Synthesis: RTL Optimizations for Area
8.5K views
Feb 12, 2018
YouTube
Optimization Techniques for Digital VLSI Design
9:30
SYNTHESIS IN GENUS | CADENCE | VLSI | ASIC DESIGN | PHYSICAL DESIGN | VLSIFaB
9.2K views
Apr 27, 2018
YouTube
VLSI FaB (PLAY WITH VLSI)
16:38
Logic Synthesis flow | RTL Synthesis flow | RTL2GDS | Design Compiler (DC) tutorial
36.2K views
Oct 28, 2018
YouTube
Team VLSI
14:07
PART 1: RTL SYNTHESIS USING CADENCE GENUS TOOL
21.8K views
Aug 13, 2023
YouTube
VLSI Tool Box
10:28
VLSI ASIC Design flow
25.3K views
Jan 13, 2022
YouTube
Jairam Gouda
37:30
Mastering VLSI Synthesis Debugging : Techniques, Timing and Strategies in Synthesis
1.5K views
Mar 10, 2024
YouTube
TechSimplified TV
34:57
Optimizing Synthesis in VLSI: Essential Processes and Quality Assurance Checks
2K views
Mar 3, 2024
YouTube
TechSimplified TV
21:25
RTL Design & Simulation | Synopsys VCS Tutorial | Functional verification of RTL
27.7K views
Oct 28, 2018
YouTube
Team VLSI
9:19
Online VLSI Tutorial - Verilog RTL coding Synthesis
15.2K views
Aug 31, 2018
YouTube
Maven Silicon
4:19
What is Synthesis in VLSI? | Goals of RTL Synthesis Explained | SDC | STA | Synthesis | #vlsi
779 views
9 months ago
YouTube
Maharshi Sanand Yadav T
1:12:23
VLSI Design [Module 01 - Lecture 01] High Level Synthesis: Introduction to Digital VLSI Design Flow
15.2K views
Jan 30, 2018
YouTube
Optimization Techniques for Digital VLSI Design
1:10:25
VLSI Design [Module 02 - Lecture 07] High Level Synthesis: Retiming
10.6K views
Feb 12, 2018
YouTube
Optimization Techniques for Digital VLSI Design
3:50
VLSI : Synthesis flow
20.1K views
Jul 29, 2020
YouTube
Feroz Chaudhary
11:16
Logic Synthesis of RTL | Synopsys Design Compiler | Synopsys DC | dc_shell | DC Tutorial
41.8K views
Oct 28, 2018
YouTube
Team VLSI
1:03:53
VLSI Design [Module 01 - Lecture 02] High Level Synthesis: High-level Synthesis (HLS) flow
21.4K views
Jan 30, 2018
YouTube
Optimization Techniques for Digital VLSI Design
21:12
Synthesis and STA | Interview Questions and Answers | Static Timing Analysis | VLSI | VLSI Interview
2.1K views
6 months ago
YouTube
Maharshi Sanand Yadav T
3:46
Explained Synthesis and its process in VLSI
652 views
Jan 20, 2024
YouTube
VHDL_Basics
32:07
IC Design & Manufacturing Process : Beginners Overview to VLSI
164.2K views
Aug 23, 2018
YouTube
Systemverilog Academy
39:45
Synthesis in VLSI Part-1
237 views
Nov 2, 2024
YouTube
Semicon Technolabs
5:46
cadence simulation tutorial of digital design | verilog code simulation in cadence tool |VLSI design
63.1K views
Aug 5, 2021
YouTube
Explore Electronics
52:15
Lecture 29 - Synthesis Tool
14.3K views
Dec 13, 2007
YouTube
nptelhrd
3:41:41
VLSI Synthesis: Complete Guide from Basics to Advanced | Theory & Hands-On Practical Marathon
1.6K views
Nov 24, 2024
YouTube
TechSimplified TV
34:26
Logic Synthesis and Physical Synthesis || VLSI Physical Design
9.9K views
May 4, 2024
YouTube
Empowering PHYSICAL DESIGN🤩
0:25
Synthesis In VLSI : Promotional Introduction
7.3K views
Feb 14, 2024
YouTube
TechSimplified TV
9:51
Introduction to VLSI - IC Design Flow | ASIC Design Flow | RTL to GDS Flow | Chip Design Flow
151.1K views
Nov 30, 2020
YouTube
VLSI - PD World
46:04
Overview of VLSI Design Flow - II
38K views
Mar 19, 2025
YouTube
NPTEL-NOC IITM
16:31
VLSI Synthesis and its Inputs || Logic Synthesis || Physical Synthesis
6.3K views
Dec 12, 2023
YouTube
Empowering PHYSICAL DESIGN🤩
1:14:49
VLSI Design [Module 03 - Lecture 10] High Level Synthesis: Introduction to Logic Synthesis
9.6K views
Feb 21, 2018
YouTube
Optimization Techniques for Digital VLSI Design
1:36:43
Synthesis of VLSI design with Lokesh Sinha Part 1
220 views
Nov 8, 2023
YouTube
VLSI TUTOR
See more
More like this
Feedback