TOKYO — Toshiba Corp. and MIPS Technologies Inc. late today announced plans to co-develop next-generation, 64-bit microprocessors, based on MIPS' code-named “Amethyst” RISC processor core. Toshiba ...
The most recent addition to the MIPS Atlas family of RISC-V processor IP, the MIPS S8200 RISC-V NPU delivers support for transformer and agentic language AI models at the edge, increased efficiency, ...
MIPS I8500 delivers deterministic, secure data orchestration for Physical AI with 3rd generation four-thread-per-core processor built using open RISC-V ISA SAN JOSE, Calif., October 15, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback